Thermal Feasibility of Die-Stacked Processing in Memory
نویسندگان
چکیده
Processing in memory (PIM) implemented via 3D die stacking has been recently proposed to reduce the widening gap between processor and memory performance. By moving computation that demands high memory bandwidth to the base logic die of a 3D memory stack, PIM promises significant improvements in energy efficiency. However, the vision of PIM implemented via 3D die stacking could potentially be derailed if the processor(s) raise the stack’s temperature to unacceptable levels. In this paper, we study the thermal constraints for PIM across different processor organizations and cooling solutions and show the range of designs that are viable under different conditions. We also demonstrate that PIM is feasible even with low-end, fanless cooling solutions. We believe these results help alleviate PIM thermal feasibility concerns and identify viable design points, thereby encouraging further exploration and research in novel PIM architectures, technologies, and use cases.
منابع مشابه
When to use 3D Die-Stacked Memory for Bandwidth-Constrained Big Data Workloads
Response time requirements for big data processing systems are shrinking. To meet this strict response time requirement, many big data systems store all or most of their data in main memory to reduce the access latency. Main memory capacities have grown, and systems with 2 TB of main memory capacity available today. However, the rate at which processors can access this data—the memory bandwidth...
متن کاملApplication of Spacer Filled Silicone Die Adhesive in Stacked Chip Technology
The increasing demand for feature content of portable electronic products drives requirements for smaller volume and lower cost device packaging. This has, in turn, led to the packaging industry’s interest in stacked chip technology, especially for memory applications. The growth of stacked chip package technology drove development of specific die adhesives that combine low cost with controlled...
متن کاملFine grain thermal modeling and experimental validation of 3D-ICs
3D die stacking is a promising technique to allow miniaturization and performance enhancement of electronic systems. Key technologies for realizing 3D interconnect schemes are the realization of vertical connections, either through the Si die or through the multilayer interconnections. The complexity of these structures combined with reduced thermal spreading in the thinned dies complicate the ...
متن کاملA Practical Approach to Thermal Modeling and Validation of 3D ICs
3D stacking of dies is an enabler for further miniaturization and increase of functionality. Individual dies are thinned down aggressively – down to approximately 20 um – and glued on top of each other. With such 3D ICs, the same power dissipation will lead to higher temperatures in a stacked-die package compared to a single-die package. Hence, there is a need to perform detailed thermal analys...
متن کاملEffect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die
Consumer demand for smaller and lighter products in wiresless application with maximum functionality had drive the semiconductor industries toward the developement of 3-dimensional stacked die. One of the key technology is relies on die stacking process. A suitable bonding condition and material set are essential to achieve required reliability performance. This study is to relate the effects o...
متن کامل